

CLAIMS

What is claimed is:

1. A lighting system for graphics processing, comprising:
 - (a) a plurality of input buffers adapted for being coupled to a transform system for receiving vertex data therefrom, the input buffers including a first input buffer, a second input buffer, and a third input buffer, wherein an input of the first buffer, the second input buffer, and the third input buffer is adapted for being coupled to an output of the transform system;
 - (b) a multiplication logic unit having a first input coupled to an output of the first input buffer and a second input coupled to an output of the second input buffer;
 - (c) an arithmetic logic unit having a first input coupled to an output of the second input buffer and a second input coupled to an output of the multiplication logic unit, wherein an output of the arithmetic logic unit is coupled to the output of the lighting system;
 - (d) a register unit coupled to an output of the arithmetic logic unit;
 - (e) a lighting logic unit having a first input coupled to the output of the arithmetic logic unit, a second input coupled to the output of the first input buffer, and an output coupled to the first input of the multiplication logic unit; and
 - (f) memory coupled to at least one of the inputs of the multiplication logic unit and the output of the arithmetic logic unit, the memory having stored therein a plurality of constants and variables for being used when processing the vertex data.
2. The system as recited in claim 1, wherein the output of the third buffer is coupled to the output of the lighting system via a delay.

- 1 3. The system as recited in claim 2, wherein the output of the arithmetic logic
2 unit and the output of the third input buffer are coupled to the output of the
3 lighting system by way of a multiplexer.
- 1 4. The system as recited in claim 1, wherein the output of the multiplication
2 logic unit has a feedback loop coupled to the second input thereof.
- 1 5. The system as recited in claim 1, wherein the second input of the lighting
2 logic unit is coupled to the output of the first input buffer via a delay.
- 1 6. The system as recited in claim 1, wherein the output of the lighting logic unit
2 is coupled to the first input of the multiplication logic unit via a threaded
3 first-in first-out register unit.
- 1 7. The system as recited in claim 1, wherein the output of the lighting logic unit
2 is coupled to the first input of the multiplication logic unit via a conversion
3 module adapted for converting scalar vertex data to vector vertex data.
- 1 8. The system as recited in claim 1, wherein the memory has a read terminal
2 coupled to the first and second input of the multiplication logic unit.
- 1 9. The system as recited in claim 1, wherein at least one of the inputs of the
2 arithmetic logic unit and the multiplication logic unit include multiplexers.
- 1 10. The system as recited in claim 1, wherein the memory has a write terminal
2 coupled to the output of the arithmetic logic unit.
- 1 11. The system as recited in claim 1, wherein the multiplication logic unit
2 includes three multipliers coupled in parallel.

1 12. The system as recited in claim 1, wherein the arithmetic logic unit includes
2 three adders coupled in series and parallel.

1 13. The system as recited in claim 1, wherein register unit includes two sets of
2 registers each having an output coupled to a first input of an associated
3 multiplexer which has a second input coupled to the input of the
4 corresponding set of threaded registers.

1 14. A lighting system for graphics processing, comprising:

2 (a) at least one input buffer adapted for being coupled to a transform system for
3 receiving vertex data therefrom, wherein an input of the input buffer is
4 adapted for being coupled to an output of the transform system;

5 (b) a multiplication logic unit having a first input and a second input coupled to
6 an output of the input buffer;

7 (c) an arithmetic logic unit having a first input coupled to an output of the input
8 buffer and a second input coupled to an output of the multiplication logic
9 unit, wherein an output of the arithmetic logic unit is coupled to the output of
10 the lighting system;

11 (d) a first register unit having an input coupled to the output of the arithmetic
12 logic unit and an output coupled to the first input of the arithmetic logic unit;

13 (e) a second register unit having an input coupled to the output of the arithmetic
14 logic unit and an output coupled to the first input and the second input of the
15 multiplication logic unit;

16 (f) a lighting logic unit having a first input coupled to the output of the
17 arithmetic logic unit, a second input coupled to the output of the input buffer,
18 and an output coupled to the first input of the multiplication logic unit; and

19 (g) memory coupled to at least one of the inputs of the multiplication logic unit
20 and the output of the arithmetic logic unit, the memory having stored therein
21 a plurality of constants and variables for being used when processing the
22 vertex data.

- 1 15. A method for providing a lighting system for graphics processing,
2 comprising:
- 3 (a) connecting a plurality of input buffers to a transform system for receiving
4 vertex data therefrom, the input buffers including a first input buffer, a
5 second input buffer, and a third input buffer, wherein an input of the first
6 buffer, the second input buffer, and the third input buffer is adapted for being
7 coupled to an output of the transform system;
- 8 (b) coupling a first input of a multiplication logic unit to an output of the first
9 input buffer and a second input of the multiplication logic unit to an output
10 of the second input buffer;
- 11 (c) connecting a first input of an arithmetic logic unit to an output of the second
12 input buffer and a second input of the arithmetic logic unit to an output of the
13 multiplication logic unit, wherein an output of the arithmetic logic unit is
14 coupled to the output of the lighting system;
- 15 (d) mating an input of a first register unit to the output of the arithmetic logic
16 unit and an output of the first register unit to the first input of the arithmetic
17 logic unit;
- 18 (e) pairing an input of a second register unit to the output of the arithmetic logic
19 unit and an output of the second register unit to the first input and the second
20 input of the multiplication logic unit;
- 21 (f) coupling a first input of a lighting logic unit to the output of the arithmetic
22 logic unit, a second input of the lighting logic unit to the output of the first
23 input buffer, and an output of the lighting logic unit to the first input of the
24 multiplication logic unit; and
- 25 (g) connecting memory to at least one of the inputs of the multiplication logic
26 unit and the output of the arithmetic logic unit, the memory having stored
27 therein a plurality of constants and variables for being used when processing
28 the vertex data.

- 1 16. A method for flagging in a graphics processing module, comprising:
2 (a) providing a graphics processing module adapted to be governed by a plurality
3 of mode bits indicative of a status of a plurality of modes of process
4 operations;
5 (b) processing the vertex data in the graphics processing module in accordance
6 with the mode bits;
7 (c) outputting the processed vertex data; and
8 (d) setting at least one flag upon the vertex data satisfying predetermined criteria.

1 17. The method as recited in claim 16, wherein the graphics processing module
2 is a lighting module.

1 18. The method as recited in claim 17, wherein a lighting logic unit of the
2 lighting module sets the flag.

1 19. The method as recited in claim 16, and further comprising clamping a value
2 of an attribute of the vertex data based on the setting of the flag.

- 1 20. A computer program embodied on a computer readable medium for flagging
2 in a graphics processing module, comprising:
3 (a) a code segment for providing a graphics processing module adapted to be
4 governed by a plurality of mode bits indicative of a status of a plurality of
5 modes of process operations;
6 (b) a code segment for processing the vertex data in the graphics processing
7 module in accordance with the mode bits;
8 (c) a code segment for outputting the processed vertex data; and
9 (d) a code segment for setting at least one flag upon the vertex data satisfying
10 predetermined criteria.

1 21. The computer program as recited in claim 20, wherein the graphics
2 processing module is a lighting module.

1 22. The computer program as recited in claim 21, wherein a lighting logic unit of
2 the lighting module sets the flag.

1 23. The computer program as recited in claim 20, and further comprising a code
2 segment for clamping a value of an attribute of the vertex data based on the
3 setting of the flag.

ADD
AS

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100